Multi-cycle processor

A multi-cycle processor is a processor that carries out one instruction over multiple clock cycles, often without starting up a new instruction in that time (as opposed to a pipelined processor).^[1]^[2]^[3]^[4]

References

^ Harris (2016). Digital Design and Computer Architecture ARM Edition. Elsevier. sec. 7.3-7.5. ISBN 978-0-12-800056-4.
^ "Multi-cycle MIPS Processor" (PDF). System Security Group, ETH Zurich. Zürich, Switzerland: ETH Zurich.
^ "Lecture 9: Processor design – multi cycle" (PDF). School of Informatics :The University of Edinburgh. Edinburgh , Scotland: University of Edinburgh. Archived (PDF) from the original on 2017-08-08. Retrieved 2020-07-20.
^ "ESE 545: Computer Architecture: Designing a Multicycle Processor" (PDF). Electrical and Computer Engineering - Stony Brook University. Stony Brook, New York: Stony Brook University. Archived (PDF) from the original on 2018-05-16. Retrieved 2020-07-20.

This computing article is a stub. You can help Wikipedia by expanding it.

Zdroj:https://en.wikipedia.org?pojem=Multi-cycle_processor
Text je dostupný za podmienok Creative Commons Attribution/Share-Alike License 3.0 Unported; prípadne za ďalších podmienok. Podrobnejšie informácie nájdete na stránke Podmienky použitia.

[1] Harris (2016). Digital Design and Computer Architecture ARM Edition. Elsevier. sec. 7.3-7.5. ISBN 978-0-12-800056-4.

[2] "Multi-cycle MIPS Processor" (PDF). System Security Group, ETH Zurich. Zürich, Switzerland: ETH Zurich.

[3] "Lecture 9: Processor design – multi cycle" (PDF). School of Informatics :The University of Edinburgh. Edinburgh , Scotland: University of Edinburgh. Archived (PDF) from the original on 2017-08-08. Retrieved 2020-07-20.

[4] "ESE 545: Computer Architecture: Designing a Multicycle Processor" (PDF). Electrical and Computer Engineering - Stony Brook University. Stony Brook, New York: Stony Brook University. Archived (PDF) from the original on 2018-05-16. Retrieved 2020-07-20.

[1]

[2]

[3]

[4]

See also

References